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CDS/CDTE THIN FILM SOLAR CELLS WITH ZINC STANNATE BUFFER
LAYER

Srilatha Bapanapalli

ABSTRACT
CdS/CdTe solar cell performance and reproducibility can be improved by
integrating a ZTO buffer layer, which interdiffuses into the CdS layer during device
fabrication. Reducing the thickness of CdS layer improves the QE in the blue spectral
region without affecting the device performance. This buffer layer is expected to prevent
the formation of localized TCO/CdTe junction during high temperature processing.
The CdS/CdTe Solar Cell was modified by introducing ZTO as a buffer layer
between the window layer (CdS) and the absorber layer (CdTe). Studies were performed
on different varying ZTO processing parameters like (a) Zn/Sn atomic ratios during
sputtering process, (b) ZTO thickness, (c) ZTO heat treatment temperature, and (d) ZTO
heat treatment ambient. Devices were also fabricated to study the effects of (1) window
layer thickness, (2) CdTe substrate temperature, and (3) post heat treatment of CdCl2.
Using Zinc Stannate as a buffer layer (SnO2: F/ZTO/CdS/CdTe) resulted in Voc
of 830mV, 71.2% FF and Jsc of 22.58mA/cm2 with total efficiency of 13.34%. The best
device had a 500Å thick Zinc Stannate film deposited at 400oC in Ar ambient and
annealed in He ambient for 20 minutes at 600oC.

x

High sheet resistance of Zinc Stannate makes it suitable as a buffer layer. It has
more than 90% transmission in the visible region. As-deposited ZTO at RT is amorphous
and subsequent heat treatment makes it crystalline.

xi

CHAPTER 1
INTRODUCTION AND SOLAR CELL THEORY
Fossil fuels provide around 66% of the world's electrical power, and 95% of the
world's total energy demands [18]. As the worldwide demand for energy is greater than
the supply, the cost of supplying electricity becomes expensive. It is an ever concerning
fact that global warming (green house effect) and climate changes are due to the use of
these fossil fuels like coal, oil and gas. Also, the by-products of fossil fuels such as
carbon dioxide, sulfur and nitrogen oxide may result in acid rain. Hence it is important to
switch for an energy source which is clean, efficient, and in a sustainable form.
Renewable energy sources like biomass, geothermal, wind, solar, marine and
small-scale hydro power currently contribute around 2% of world’s energy consumption.
The statistics of the energy demands and consumption for the present and the future are
shown in figure 1.1 and 1.2. More research is needed to make these renewable sources
usable in day to day life.
1.1 Need for Solar Energy
One of the most important renewable sources of energy is the solar energy, which
is abundant. The sun is a constant source of heat and light. Sun emits about 5,000,000
tons of energy per second in the form of gamma rays, when hydrogen is converted to
helium [19]. As these rays travel towards the earth’s surface, the energy is continuously
absorbed and re-emitted at lower and lower temperatures, so that by the time they reach
the surface it is primarily visible light. About 98% of the total energy radiated from the
sun in the outer space lies between the wavelengths of 0.25µm to 3µm.
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Figure 1.1 Past and Projected Trends in Energy Demand [18]
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Figure 1.2 Regional Shares of World Energy Consumption, 1999 and 2020 [18]
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1.2 Solar Cell
Solar Cell converts sunlight into electricity using photovoltaic effect principle. The
amount of power obtained from a photovoltaic device is determined by
(1) The type and area of the material used
(2) The intensity of the sunlight
(3) The wavelength of the sunlight
The major drawbacks (problems, or issues to overcome) of solar energy are
(1) The intermittent and variable manner in which it arrives at the earth's surface
(2) The large area required to collect it at a useful rate
1.3 Solar Spectrum
The sun can be described as a sphere of gas heated by the nuclear fusion reaction
at its center. The spectral distribution of the radiation emitted from the sun is determined
by the temperature at the surface of the sun, which is about 6000oK. The Sun releases
95% of its energy as visible light [20]. Yet, visible light represents only a fraction of the
total radiation spectrum; infrared and ultraviolet rays are also significant parts of the solar
spectrum.
The sun emits virtually all of its radiation energy in a spectrum of wavelengths.
Each wavelength corresponds to a frequency and an energy; the shorter the wavelength,
the higher the frequency and the greater the energy (expressed in electron volts, eV). For
example, red light is at the low-energy end and violet light is at the high-energy end
(having twice as much energy as red light as in figure 1.3). In the invisible portions of the
spectrum, photons in the ultraviolet region, have more energy than those in the visible
region. Similarly the photons in the infrared region, have less energy than the photons in
the visible region. [19]
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Figure 1.3 Solar Spectrum, Photon Energy for its Corresponding Wavelength[19]

The spectral content of sunlight
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according to climactic conditions. The
radiant
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to

unit
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atmosphere but at a mean earth-sun
distance is essentially constant and is
referred to as air mass zero (AM0).
The intensity of this radiation is
2

1.353KW/m .
attenuated

Solar

selectively

radiation
at

is

various

wavelengths due to (a) absorption by
Figure 1.4 The Path Length (in units of Air
Mass) Changes with the Zenith Angle[21]

the atmosphere consistuent gases (O2,
ozone, water vapor, CO2 etc), and (b)
constantly changing position of sun.

The spectral power distribution observed when the sun is at an angle of about 48o
corresponds to the AM 1.5 spectrum (as in figure 1.4). Its total power density is
4

2

844W/m . The standard AM 1.5 spectrum shown in figure 1.5 is normally used in solar
cell analysis.

Figure 1.5 Spectral Distribution of Solar Energy [10]

1.4 Solar Cell Physics and Photovoltaic Effect
A French scientist Edmund Becquerel first reported the photovoltaic effect in
1839; he also found that certain materials would produce small amounts of electric
current when exposed to light. Fuller Chapin and Pearson produced the first solar cell in
1954 with 6% efficiency. One of the first satellites, Vanguard I (1958) used Silicon PV
cells to power a radio beacon.
When photons from sunlight strike a solar cell, they may be absorbed, reflected or
transmitted. When photons are absorbed by a solar cell electron hole pairs are created.
The built-in electric field sweeps these electrons and holes in opposite directions. This
process of converting light (photons) to electricity (voltage) is called the photovoltaic
(PV) effect. The configuration of a p-n junction before and after the junction formation is
shown in figure 1.6 and figure 1.7 respectively.

5

Figure 1.6 (a) n-type Semiconductor

(b) p-type Semiconductor

Figure 1.7 Energy Band Diagram of a p-n Junction (a) Before Merging and (b) After
Merging n-Type and p-type Regions
When a p-type and n-type material are brought in contact with each other, the
fermi level must be constant throughout the junction. This results in bending of the
conduction and the valance bands at the junction. The difference between the fermi levels
in both the materials appears across the junction as built in potential, Vbi. This potential
difference, acts as a barrier allowing the current to flow across the junction in only one
direction i.e., making the junction to act as a rectifier. This built-in potential is given by
the following equation.

6

Vbi =

kT
N N
ln A 2 D
q
ni

(1)

Where,
NA - Acceptor impurity concentration per cm3
ND - Donor impurity concentration per cm3
ni

- Intrinsic impurity concentration per cm3

k - Boltzmann constant
T- temperature in oK
The Depletion width W is given by,
W =

2ε s N A + N D
(Vbi − V )
q
NAND

1
2

(2)

Where,
V is the external voltage bias across the junction in volts
s is

the permittivity of the semiconductor =

o

r

At thermal equilibrium, electrons and holes closer to the metallurgical junction
diffuse across the junction due to the concentration gradient. The electric field at the
junction due to ionized acceptors and donors causes a drift of carriers in a direction
opposite to the concentration gradient. The diffusion of carriers continues until the drift
current balances the diffusion current, thereby reaching a thermal equilibrium. This
process results in creating a region depleted of carriers, called the depletion region. In
figure 1.8 the depletion region extends from x = -xp to x = xn.

7

Figure 1.8 Band Diagram of p-n Junction in Thermal Equilibrium [13]

1.5 Types of p-n Junctions
p- n junctions are classified as (a) Homojunction; (b) Heterojunction
1.5.1 Homojunction
A p-n junction formed between the same semiconductor acting as the p-type and
n-type material is known as homojunction. A junction formed between p-type Si doped
with boron and n-type Si doped with phosphorus is an example of homojunction.

1.5.2 Heterojunction
The junction formed when two different semiconductors doped p-type and n-type
are brought together is called a heterojunction. The energy band diagram prior to the
junction formation is shown in figure 1.9
Electron affinity,

is the energy required to remove an electron from the bottom

of the conduction band, Ec. The energy required to remove an electron from the fermi
level, Ef to vacuum is called the work function,

m.

The two materials in figure 1.10 have

different bandgaps Eg1 and Eg2, different electron affinities
functions

1

and

2

and different permittivities

1

and

2

1

and

2,

different work

. The energy band diagram at

equilibrium after forming the heterojunction is shown in figure 1.10. The discontinuities
in the conduction and valence bands can be represented by the following equations,
Ec =

1-

2

Ev = (Eg2 - Eg1 - Ec)

8

Figure 1.9 Energy Band Diagram Before Junction Formation
This discontinuity is caused due to the difference in bandgaps, electron affinities and
work functions of the two materials. Also a point to be noted here is that due

Figure 1.10 Energy Band Diagram After Junction Formation
to the small Ec, the minority carriers in the p-side will not be impeded from flowing
across the junction but the discontinuity in the valence band, Ev forms a barrier for the
flow of minority carriers (holes) from the n-side to the p-side.[1][7]

1.5.3 p-n Junction Under Bias
When a reverse bias is applied to a p-n junction, the barrier height increases and
retards the flow of the majority carriers. Therefore in reverse bias, the minority carriers
9

start to drift resulting in a very small drift current Jdrift and almost zero diffusion current
Jdiff. When a forward bias is applied, the depletion width decreases which in turn reduces
the built in field and the barrier height. This allows more majority carriers to flow across
the junction, resulting in a larger diffusion current.

1.6 Absorption of Light in Photovoltaic Devices
If the energy of the incident photon is greater than or equal to the energy required to
release an electron from the valence band to the conduction band, then the incident
photon contributes to the output of the solar cell. The amount of light that is absorbed by
the semiconductor is given by the Beer’s Law.

I t = I o e −α

t

(3)

It - light in the semiconductor at depth t from the surface
I0 - intensity of light incident on the semiconductor
- absorption coefficient of the semiconductor
t - depth of the semiconductor material from the surface of incident light
The energy of the incident photon is given by

E=

hc

λ

=

1.24

λ

eV

(4)

E- energy of the photon corresponding to wavelength (µm) ,
h- Planks constant
c- Velocity of light in Vacuum(3 X108 m/sec)
The simple structure of solar cell is shown in figure 1.11

N-Layer
P-Layer

Figure 1.11 Simple Solar Cell Under Load
10

1.7 Requirements for Solar Cells
The requirements for the solar cell are
1. The Cell must be sufficiently thick so that excess electron-hole pairs can be generated
by the absorption of the light.
2. Mechanism of separating the photo generated current.
3. Photo generated carriers must survive long enough (carrier life time should be more) to
be driven to the external load. [2]
The First requirement is satisfied by having the thicker p-type base, to exceed the
absorption length; The second is satisfied by having a p-n junction(p-type base, n-type
emitter), and its corresponding build-in field. The third condition is satisfied by having
moderately doped materials with low crystallographic defect densities [8].

1.8 Equivalent Circuit of the Solar Cell
Figure 1.12 represents the equivalent circuit of Solar Cell . The current through a
p-n junction diode under dark is given by

qV

I = I sat e AkT − 1

(5)

I

IL

Rs

V

IL

Rsh

(a)

V

(b)

Figure1.12 Equivalent Circuit of (a) Ideal Solar Cell
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(b) Practical Solar Cell

Where Isat -Reverse saturation current; A - diode quality factor; V - Applied voltage,
K - Boltzmann constant and T - Absolute temperature.
In the presence of light, photons are absorbed to create electron hole pairs. Pairs that
are generated within a diffusion length of the depletion region will be swept by the built
in potential across the junction. Consequently, current due to the light generated carriers
called generation current is produced. Including this generation current in the above
equation we get

I = I sat e

qV
AkT

− 1 -Igen

(6)

where Igen - light generated current
Similarly, incorporating the effects of series resistance(Rs), series resistance (Rsh ) and A;
The total current flowing through the circuit is given by,
q (V − IRs )

I = I gen + I sat exp

AkT

−1 +

V − IRs
R sh

(7)

Where, I - output current

1.9 Solar Cell Parameters
The current-voltage characteristics (I-V) for a Solar Cell under dark and light
conditions are shown in figure 1.13. The I-V curve is obtained by plotting the output
current as a function of the voltage. The total current flowing through a circuit in the
presence of light is given in equation (2).
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Figure 1.13 Dark and Light I-V Curves

1.9.1 Short Circuit Current, Isc
The short circuit current is found by setting V = 0 in diode equation . This results
in the following expression for Isc
Isc =- Igen

(8)

Where Igen is light generated current
Short circuit current is normally represented as current density, Jsc (mA/cm2) which is
given by
Jsc =

Isc
A

(9)

Where, A is the area of the solar cell

1.9.2 Open Circuit Voltage, Voc
To find the open circuit voltage, let I = 0 in equation (2) and solve for V

Voc = A

I gen
kT
ln
+1
q
I sat

(10)
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1.9.3 Fill Factor, FF
Another characteristic property of solar cells of interest is the fill factor, FF.
which is defined as

FF =

Pm
I V
= m m
I scVoc I scVoc

(11)

where Im, Vm are the current and voltage at maximum power, Pm

1.9.4 Efficiency,
The efficiency of a solar cell is defined as the ratio of the light generated power
from the cell to the incident power . It is a measure of the light energy successfully
converted to the electrical energy. Efficiency,

(%) is given by the relation,

η=

Pout
Pin

(12)

η=

FF x V oc x J sc
Pin

(13)

η = FF x V oc x J sc

(14)

At 25oC, the standard reference spectrum irradiance is 100mW/cm2. So, Pin (photon
energy input) in the equation (13) is written as

in equation (14).

1.9.5 Series Resistance
In figure 1.10 The current generated by the photons is represented by an
independent source. The two resistors are shown to model two losses in a solar cell. Rs
loss is primarily due to the contact resistance of the front and back contacts of the solar
cell. Other component that contribute to series resistance is resistance in the
semiconductor material. Typical values of Rs are 1-5

-cm2. High Rs values lead to a

decrease in the FF of the solar cell which in turn affects the efficiency.

1.9.6 Shunt Resistance
The shunt resistance, Rsh, is used to model leakage currents. Shunt resistance
mainly arises due to leakage current created within a solar cell. Some of the reasons for
14

the occurrence of these leakage paths are due to recombination current and surface
defects in the semiconductor. These leakage paths are not uniformly distributed and vary
from one cell to another. The combined effect of all the leakage paths constitute the term
called shunt resistance, Rsh. Typical values of Rsh are 103 to 107 -cm2.

1.9.7 Quantum Efficiency
For ideal solar cell, every incident photon would generate an electron-hole pair,
and each of the photo carriers would make it to the depletion region where they could be
separated and collected. Photons with energy less than the bandgap have insufficient
energy to generate photo-carriers. Even if it has the sufficient energy, it need not
contribute to the photocurrent. Quantum efficiency of a photon of wavelength

is the

probability that the photon contributes an electron to the photocurrent. It is the measure
of the effectiveness of a device to produce electronic charge from incident photons.
Quantum efficiency (Q.E.) describes response of the device to different wavelengths of
light.

(15)

q - the unit charge
- the photon wavelength
h - Planck’s constant
c - the speed of light in air
ISC( ) - short circuit current and P is incident light power
The QE is expected to be zero for photons with energy less than the absorber
bandgap. For photons with a larger energy, the QE can be as large as 100% but is often
lower. There are several reasons for this. First, there is a probability that the photon is
reflected at the top interface and never enters the solar cell. Secondly, many photons that
enter the top of the cell get adsorbed in the upper layers, never reaching the absorber
layer below. This is true for hetrojunctions and photons with energy larger than the band
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gap of the transparent conducting oxide (TCO) and window layer. The TCO is the
transparent front contact for the solar cells and the window layer(in this thesis it is CdS)
is the large bandgap hetrojunction partner for the absorber(in this thesis it is CdTe).
Third, even if a photon reaches the absorber layer with sufficient photon energy, the
photo carriers can recombine before they enter the depletion region where they are
separated to become a part of photocurrent.

1.10 Types of Solar Cells
The different types of solar cells are single crystalline, polycrystalline and
amorphous solar cells, and most available are silicon solar cells. Single crystalline silicon
solar cells are limited to about 25% efficiency because they are mostly sensitive to
infrared light, and radiation in this region of the electromagnetic spectrum is relatively
low in energy. Polycrystalline silicon solar cells are significantly cheaper to produce than
single crystalline cells but their efficiencies are also limited to less than 20% due to the
internal resistance present at the boundaries of the silicon crystals. Thin film solar cells,
which are also polycrystalline, can be made on low cost substrates such as glass, polymer
or plastic. The other advantages are that they have a simple manufacturing process with
the ability to achieve quite high conversion efficiencies. Thin film semiconductor
materials that have been investigated so far are group III-V and II-VI compounds. III-V
compounds mainly comprise of Gallium Arsenide (GaAs) but haven’t gained much
interest due to the high cost of production and environmental considerations, as arsenic is
extremely hazardous. In the II-VI set of compounds, Cadmium Telluride (CdTe) and
Copper Indium Diselenide (CIS) play a major role in thin film solar cells manufacturing.
CdTe is one of the most promising absorbers (p-type film) for solar cell fabrication due to
its high absorption co-efficient and a bandgap of 1.45 eV which is the ideal bandgap
required by a material to absorb most of the light from the sun.
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CHAPTER 2
LITERATURE REVIEW
In this chapter the Tin Oxide (SnO2) and Zinc Stannate(Zn-Sn-O) properties are
discussed. The effect of using ZTO films in CdTe solar cells is also discussed.

2.1 Tin Oxide
Tin Oxide is the most commonly used Transparent Conducting Oxide (TCO) for
CdTe solar cells. Due to its high conductivity, low reflectance (wide band gap of
3.85eV), low sheet resistance[14] and it can be deposited by various methods like spray
pyrolysis, APCVD, MOCVD, Sputtering, etc.
The MOCVD SnO2 using TMT as precursor is grown between 500 and 700°C.
As the growth temperature increases, grain size will increase and hence surface
roughness also increases. Appropriate Fluorine doping can reduce the sheet resistance by
more than 5 times the value of the sheet resistance of undoped films.[14]

Figure 2.1 SnO2 Structure[13]
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SnO2 has a tetragonal rutile structure [23] as shown in figure 2.1. Each tin atom is at the
center of six oxygen atoms and each oxygen atom in turn is surrounded by three tin
atoms. Oxygen vacancies are responsible for the n-type conductivity of the SnO2 film.
Fluorine doping not only increases the carrier concentration, but also increases the
2

electron mobility (µ) of the film. For undoped SnO2 films, µ is ~1 cm /Vs and electron
concentration is in the low 10

18

cm-3 range. F-doped films have higher absorption than

the undoped films. For undoped SnO2 films, the optical absorption coefficient (average
between 500 and 900nm) is ~600 cm-1 compared to ~1200 cm-1 for F-doped film [13].
SnO2 is mostly transparent in visible and infrared regions. Transparency of the film is

Transmission, Reflectance(%)

depending on film growth, thickness and oxygen concentration.

Figure 2.2 SnO2 Transmission and Reflection[13]
For conventional high efficiency of 15.8% device, SnO2 is deposited in bilayer.
First layer is F doped, second being unintentionally doped SnO2 layer. This Intrinsic layer
is expected to prevent contact between the doped SnO2 (TCO) and CdTe. But this bilayer
has some drawbacks like:
To obtain high Jsc CdS thickness is needed to be reduced, inferior device
performance is resulted due to thickness reduction resulting in microshunts. CdS does not
interdiffuses with SnO2, whereas the ZTO does, which helps in the higher Jsc, without

18

effecting device parameters. ZTO resistivitiy is higher than SnO2:F, which helps in
preventing pinholes. So, ZTO is preferred to intrinsic SnO2.
Some more advantages of this buffer layer are:
1. It prevents formation of localized TCO/CdTe junctions, there by high Jsc are
achievable.
2. It also helps in adhesion, by relieving the stresses between TCO/CdS layers
3. Shunting problem is reduced because this layer is highly resistant to etching
while back contacting.[12]

2.2 Zinc Stannate
Two compounds reported in Zn-Sn-O system are ilumenite ZnSnO3 and the
Inverse spinel Zn2SnO4 (fig 2.4)[15].
Young et al.,[9] described from their work that Zn2SnO4 films were grown by RF
magnetron sputtering onto glass substrates at RT. The as-deposited films were amorphous
by XRD in fig 2.3. But subsequent annealing at 600ºC in Ar gave polycrystalline
uniaxially oriented films with resistivities of 10-2-10-3

-cm, and mobilities of 16–26

cm2/Vs, and n-type carrier concentrations as low as 1019 cm-3[9] Due to low mobilities
the film is not completely crystallized. Figure 2.4(a) shows transmittance, reflectance,
and absorptance for wavelengths between 300 and 2500 nm for a ZTO film. The
absorptance is less than 1.5% over the visible spectrum. The slight rise in the absorptance
curve near 2300 nm is due to absorption by free electrons in the conduction band. Figure
2.4(b) gives the shift in the band gap of ZTO films with increase in carrier concentration.
A pronounced Burstein–Moss shift moved the optical band gap from 3.35 to as high as
3.89 eV. They found that (a) to prevent any voids, the material growth should be
perpendicular to surface. (b) Annealing in O2 always produce an insulating film. (c) Tin
rich conditions are an important avenue to carrier production, which leads to better
device. (d) Reducing annealing increases the carrier densities, likewise oxidizing anneals
decreases the carrier densities.
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Some of the properties of Zinc Stannate are:
1. High band gap ( 3.3 eV), High transmittance, Low absorption
2. Low surface roughness (~ 20 Å), Chemically stable, low surface roughness
3. High resistance, as deposited films have resistivities of more than 1000

-cm

4. No voids in films. Smooth dense surface grows perpendicular to the surface.

Fig 2.3 XRD Patterns for As-deposited and Annealed Zn2SnO4 [9]

Figure 2.4 (a) Optical Properties (b) Transmission for Different Carrier Concentrations[9]
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2.2.1

Zinc Stannate Structure

As described in the previous section the Zn2SnO4 has inverse spinel structure. The
detailed structural review is shown in figure 2.5

Figure 2.5 Spinel Structure of ZTO [26][13]
A spinel structure can be divided into two types namely normal and inverse spinel
structure. In normal spinel structure, the A cations occupy the tetrahedral sites and the B
cations occupy the octahedral sites. The usual notation for this type of occupancy is
(A)[B2]O4, where ( ) represents the tetrahedral sites and [ ] represents the octahedral
sites. Sometimes the A cations switch places with one half of the B cations, resulting in a
structure known as the inverse spinel structure which is given by the notation (B)[AB]O4.
In some spinel structures, partial inversion takes place and this can be denoted by a
parameter x, known as the degree of inversion [15]. This can be better understood by the
formula (A1-xBx) [AxB2-x] O4. Here, if x equals zero, it is a normal spinel structure, and if
x equals one, it is an inverse spinel structure. However, the spinel lattice is locally
distorted enough to form two distinct octahedrally coordinated Sn and Zn sites. The
disorder in the Sn and Zn sites in the lattice significantly limits the mobility of the
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carriers, possibly by disrupting the edge-sharing nature of the octahedrally coordinated
cations [9].
According to J.D.Perkins et al., The Zn2SnO4 has a resistivity of 5x10-3-10-2
cm, while ZnSnO3 was found to have a conductivity of 4x 10-3

cm. The Zn-Sn-O

features are listed below
1. ZnSnO3 has a very high work function of 5.3eV which acts like a hole extracting
electrode in polymer photovoltaic.
2. Zn-Sn-O is an interesting compound for multinary metal oxide systems like
Zn-Sn-In-O and Zn-Sn-Cd-O [27]

2.2.2 Interdiffusion of CdS and Zinc Stannate (Zn2SnO4) Layers
Wu Et.al from his work, found that the interdiffusion of CdS and Zinc
stannate(Zn2SnO4) layers can occur either at high temperature(550-650oC) in the
presence of Ar or at low temperatures in CdCl2 atmosphere. By integrating ZTO in the
CdS/CdTe solar cells the QE in the blue region increases resulting in higher Jsc. The
efficiency of these devices was reported to be around 15.8% and 16.4% (Voc of 845mV,
75.51% FF, Jsc= 25.88mA/cm2)with Voc = 844.3mV, Jsc= 25 mA/cm2 and FF=
74.82[12][31]. Zinc stannate deposited in pure O2 at RT, CdS by CBD, and CdTe
deposition at (550-630oC). The as-deposited Zn2SnO4 is amorphous and have resistivities
of more than 10000

cm., after CdTe deposition at high temperatures, the Zn2SnO4

changed to polycrytalline and resistivity reduced to 1- 10

cm. They also found out that

this interdiffusion is more in ZTO films after CdCl2 Treatment.
Table 2.1 SnO2 and CTO Devices Before and After ZTO Integration
Device structure
SnO2/CdS/CdTe
CTO/CdS/CdTe
SnO2/ZTO/CdS/CdTe
CTO/ZTO/CdS/CdTe

Voc [mV]
806.7
805.2
830.1
844.3
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Jsc[mA/ cm2]
22.61
23.53
24.10
25.00

FF[%]
74.02
73.77
74.15
74.82

Efficiency[%]
13.5
14.0
14.8
15.8

Figure 2.6 Relative Quantum Efficiency of Two Device Structures[12]
Devices were also fabricated by replacing the SnO2 with Cadmium Stannate
(CTO). ZTO was used as a buffer layer in one of these devices. Devices fabricated with
and without ZTO are compared as shown in table2.4. From figure 2.11 we can see that
the QE of CTO/ZTO/CdS/CdTe cell is much better than that of a CTO/CdS/CdTe cell at
the short wavelength region and also at high wavelengths. It indicates that considerable
amount of CdS can be consumed through interdiffusion at both the CdTe and ZTO sides
during the device fabrication process. The modified CTO/ZTO/CdS/CdTe cell has thicker
CdS film (~800Å) has QE of 70% at 450nm. During inter diffusion ZTO film acts as a Zn
Source to alloy with the CdS film. The band gap of ZnxCd1-xS varies almost linearly with
the atomic fraction of the Zinc(x). As the Zn from ZTO diffuses in to the CdS there by
the bandgap of the ZnxCd1-xS alloy increases. Which shifts the short wavelength cutoff to
smaller value leading to increase in Jsc.

2.2.3

Comparison of Various TCO’s
Wu, Coutts et al.,[16] compared the optical and structural properties of various

TCO materials and summarized in table 2.2. The film was deposited in pure oxygen, and
the substrate was not deliberately heated. Annealing was performed in pure argon at a
temperature of 650°C. Due to film with low carrier concentration and mobility, its
resistivity is high. The film before and after annealing is shown in figure 2.6. The film
turned in to polycrystalline after annealing.
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Table 2.2 Properties of Various TCO’s [16]
Material
Cadmium
Stannate
Cadmium
indate
Zinc
stannate
Zinc indate

Carrier
Thickness
Mobility
Concentration
(cm2/Vs)
(nm)
(1020 cm-3)
530
9.0
59.6

1.2

290

6.1

44.2

2.3

620

0.058

19.0

570

400

2.4

20.2

13

Resistivity
(x 10-4 cm)

Comments
Annealed
in CdS/Ar
Annealed
in CdS/Ar
Not yet
optimized
Not yet
optimised

Figure 2.7 X-ray Diffraction Spectrum of Sputtered Zn2SnO4 Before and After
Annealing[16]

2.2.4 Presence of ZnSnO3
Y. Hayashi et al., in their experimental process used an opposed target sputtering
system to deposit ZnO-SnO2 films (ZnO, SnO2:Sb target doped with 3wt% Sb2O5 facing
each other) at a sputtering pressure of 1 mT in pure Ar ambience for 2 hours. Tsub
(substrate temperature) were 150 and 250oC.
The current ratio
0

= Izn/( Izn+Isn) was varied as a parameter of deposition. For

0.5, Isn was fixed at 80mA and Izn was varied from 0 to 80mA. For 0.5

1, Izn

was fixed at 80mA and Isn was varied from 80 mA to 0. The compositional value
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increased with increasing

but was slightly smaller than the value of Zn/Sn =2:1, Zn/Sn

=1:1 corresponds to =0.73 and 0.62.

Figure 2.8 (a) XRD of ZTO Film As-Deposited at 250oC as a Function of ,
(b) Resistivities of Film as a Function of [15]

The amorphous transparent films appeared for Zn/(Zn+Sn) = 0.28- 0.76 at Ts=
150oC, in Zn/(Zn+Sn) of 0.32-0.66 at Ts=250oC. The presence of both amorphous SnO2
and ZnSnO3 could have an important role in the reduction of resistivity. The presence of
both amorphous ZnO and ZnSnO3 induced an increased in resistivity. This amorphous
films exhibit minimum resistivity at Zn/(Zn+Sn) of 0.33 ( =0.5), Ts=250oC which
indicates that the film is composed of a mixture of amorphous ZnSnO3 and SnO2.
Coutts etal., in their study concluded that carrier concentrations were much lower
for ZTO films. Annealing the films in air causes the carrier concentrations to decrease
substantially, suggesting that O2 vacancies may be the source of carriers.
Moriga et al., compared samples deposited at Ar and Ar/ O2 and found that films
deposited in presence of O2 had 2-3 times higher resitivities due to lower carrier
concentrations. O2 vacancies were a source of conduction carriers in amorphous Zn-Sn-O
films. There is linear decrease in carrier concentrations with increasing Zn content. Also
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crystalline Zn2SnO4 was found to be more conductive when compared to amorphous
ZTO.

2.3 Effect of CdCl2 Annealing
Post deposition heat treatment of CdTe/CdS in the presence of CdCl2 increasing
the grain size of CdTe. It also improves the junction by enhancing inter-diffusion
between the semiconductors leading to the formation of an alloyed CdTexSl-x/CdSyTel-y
interface. Where x and y are less than or equal to the solubility limits at about 400°C
(x~0.03 and y~0.06) as shown in figure 2.16 [24].
CdCl2 treatment also improves the overall performance of a solar cell. A lattice
mismatch exists in the CdS/CdTe hetero-junction. Lattice mismatch can occur in heterojunctions as well as in polycrystalline grain boundaries. It becomes more critical for the
cell performance when lattice mismatch is present in hetero-junctions rather than in grain
boundaries. The CdCl2 treatment helps to build an interfacial layer at the junction and
reduces lattice mismatch. This inter-diffusion process is considered resulting in S-rich
spikes along the grain boundaries. This S-rich material is likely to be n-type and could
lead to enhance electron collection from the CdTe. The effect of inter diffusion of CdTe
into CdS is to curtail the spectral response at low wavelengths ( ) by reducing the
window transmission. On the other hand, incorporation of some CdS into the CdTe
extends the spectral response to longer wave lengths [11]. [24]. Larger grain films (on the
order of 1 µm or larger) do not undergo a grain enhancement. Rather elimination of
smaller grains in such films is observed [16]. SEM (Scanning Electron Microscope)
measurements were carried out to determine the surface morphology of the films.
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Figure 2.9 Interdiffusion Related Interfaces in CdS/CdTe Cell Structure [24]
Figure 2.17 shows the impact of CdCl2 on the morphology in the CdTe films. The grain
size increases drastically with CdCl2 treatment. Grain size increased from 0.1 to more
than1 µm for a 5 wt.% CdCl2 films [25]

Figure 2.10 SEM Micrographs of CdTe Film Before and After a CdCl2 Treatment[25]

2.4 CdTe Deposition Temperature Effect
Substrate temperature is one of the most important parameters that determines not
only the deposition rate but also the characteristics of the electrical junction formed at the
CdS/CdTe interface. It has been found that CdTe deposited at high substrate temperatures
exhibits better performance [28]. The deposition rate is greatly increased at higher
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substrate temperatures. An increase in substrate temperature also leads to a decrease in
the resistivity of the CdTe film. It is concluded that most of the significant variation of
resistivity is due to the oxygen partial pressure during the CdTe deposition. All these
factors combine to increase the performance of the device.
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CHAPTER 3
EXPERIMENTAL METHODS
3.1 Cell Structure
The CdS/CdTe solar cell is typically made in the superstrate configuration shown
in figure 3.1(a) with SnO2: F/ CdS/ CdTe structure deposited on glass substrate. The ZTO
device is shown in figure 3.1(b). Zinc Stannate is integrated between CdS and CdTe
layer. The deposition process of the each layer is discussed in consequent sections of this
chapter. The layer thickness used to fabricate these structures is mentioned in the figure.
The results of this integrated SnO2:F/ZTO/CdS/CdTe device are discussed in the
chapter4.
Back contact

Back contact

CdTe (5 µm)
CdS (0.07-0.1µm)

CdTe (5 µm)
CdS (0.07-0.1µm)

ZTO (0.025-0.3 µm )

In

SnO2:F/SnO2

In

SnO2:F
7059 Glass substrate

7059 Glass substrate

Light

Light

Figure 3.1(a) CdS/CdTe Device Structure (b) ZTO Device Structure
Substrates used are 7059 corning glass (1.25” X 1.45” X 0.032”). These substrates are
cleaned in a 10% by volume HF solution followed by a through rinse in deionized water
(DI water), followed by drying with compressed N2.
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3.2 Chemical Vapor Deposition (CVD) of SnO2
The process of CVD is simply described as the use of chemical reactions to create
free product species which condense to form thin films on a substrate. These chemical
reactions can be simple pyrolytic processes. There are two types of CVD:
(a) Homogeneous, where reactions takes place as a result of random collision between
molecules in the gas phase;
(b) Heterogeneous, where reactions occur predominantly on a heated substrate.
Substrate temperature, gas flow rates, reactor geometry and gas viscosity all affect the
transport in the boundary layer (boundary layer is stagnant layer due to viscosity. The
velocity of gas just on the surface is zero and increases steadily as we move away.
Distance between surface and uniform velocity region is called boundary layer[22]) and
so influence the structure and composition of the deposited film[3]. Figure 3.2 shows the
schematic of the CVD of SnO2. The chemical reaction is as follows:
Sn(CH3)4(vapor) +14O2 (gas)

SnO2 (solid) +4 CO2(gas) +6 H2O(gas)

Heater

Exhaust
D

C B A

Heater
Substrate holder

Mass Flow

D
o
p
a
n
t

O
x
Y
g
e
n

Figure 3.2 Schematic Diagram of CVD Reactor Used to Deposit SnO2
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Tin Oxide (SnO2) doped with F is the TCO in this work with sheet

of 7-10

/

for a

thickness of 0.6 m. SnO2 is deposited by MOCVD on corning 7059 glass in a RF heated
system. SnO2 is formed by the reaction between tetra methyl tin(TMT) and O2 at 450oC.
Helium is used as the carrier gas for TMT transport.

3.3 Sputtering of ZTO
ZTO films are deposited by RF magnetron co-sputtering from ZnO (Target
Materials 99.99%) and SnO2 (Plasma Materials 99.99%). Sputtering sources are placed at
angle of 40o with the surface of the substrate holder. The sputter ambient was 100% Ar or
Ar with 25%O2 with the total pressure to be 2mT, with base line pressure of 10-6T. The
films are deposited both in room temperature and at 400oC. The substrate holder is
rotated to obtain uniform deposition of the film. The deposition rates on each oxide side
were varied by using the tooling feature in the thickness monitor to deposit films of
different Zn/Sn ratios. The schematic of the sputtering process is shown in figure3.3

Figure 3.3 Position of Sputtering Sources and Substrate Holder

These films are further heat treated in simple quartz tube which has a vacuum
outlet and gas inlet. Samples are placed on graphite holders and heated by two halogen
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lamps (2KW), one on top and one at the bottom. The films were annealed in He or He
with partial O2 ambient at high temperatures (550-600oC) for various interval of time.
Since as-deposited films are amorphous, heat treatment is required to make film
crystalline(discussed in chapter 4).

3.4 Chemical Bath Deposition, CBD of CdS
Polycrystalline CdS films are deposited on to the ZTO/SnO2:F/glass substrates
by CBD process. In this electroless deposition, cadmium acetate (Cd(CH3COO)2.2H2O)
of 0.17878 M is the source of cadmium and thiourea(CH4N2S) is the source of sulphur.
Other chemicals used are buffering agent ammonium acetate (CH3COONH4) of 5.95 M
and a base ammonium hydroxide (NH4OH). The above chemicals are added into a 600ml
of water containing beakers at regular intervals of time. The Solution is maintained at
constant temperature of 85oC; Under this conditions a deposition time of 90 minutes
results in total thickness of 0.1

m. After the deposition the samples are cleaned

ultrasonically, rinsed with DI water and blown dry with N2.
The series of reactions in the formation of CdS are as follows [5]:

Cd(CH3COO)2
NH3+HOH
Cd(NH3)42+ +2 OH-

Cd2+ +2CH3COONH4+ + OH----

[Cd(OH)2(NH3)2]+ OH-

[Cd(OH)2(NH3)2]+ + SC (NH2)2
[Cd(OH)2(NH3) 2 SC(NH2) 2 ] ---

[Cd(OH) 2 (NH3) 2 SC(NH2)2 ]
CdS(s) +C N3H5+ NH3+ 2HOH

Figure 3.4 shows the schematic of the CBD setup
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Figure 3.4 Experimental Setup for CBD Process
3.5 Close Spaced Sublimation, CSS of CdTe
The CdTe absorber layer is deposited by the CSS technique, which can be carried
out in a simple deposition apparatus, with high transport efficiency, under low vacuum
conditions and at moderate temperatures [6].
The source and substrate are placed 2mm apart, they are heated by 2KW halogen
lamps. The substrate temperature should be less than that of source in order to CdTe to
sublime on the surface of the substrate. Before deposition CdS/ZTO/SnO2:F/glass
substrates are annealed in H2 at 390oC for 10 minutes. The source is made by sublimation
of CdTe chunks on plane glass same size as that of substrate. Typically source and
substrate temperature maintained during the process are 680oC and 580oC respectively.
Sublimation is limited by diffusion. Growth rate was about 1 m/min with total thickness
of 3 to 5 m and is dependent on pressure and ambient of deposition. The deposited
CdTe was polycrystalline and adherent to substrate. The schematic of CSS CdTe is
shown in figure 3.5.
During this high processing temperature CdS and CdTe interdiffuses to form
CdxS1-xTe layer. This layer improves the device electrical, photovoltaic properties by
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shifting the electrical junction away from the metallurgical junction. The degree of
interdiffusion depends on the substrate temperature and rate of deposition [16].

Figure 3.5 CSS CdTe Process Setup
3.6 Cadmium Chloride Process
The CdTe/CdS/ZTO/SnO2:F/glass substrates are CdCl2 treated before back
contacting. The samples were placed on top of a hollow cylindrical glass holder, about 15
cm above the boat. The whole set up was placed inside a bell jar. The bell jar was
pumped down to 10-4T. The boat containing the CdCl2 pellets was heated by passing
electric current through the copper electrodes. Thickness of the CdCl2 evaporated is
8000Å. The CdCl2 treated substrates are further heat treated in He/O2 flow at 390-420oC
for various time intervals. Excess CdCl2 was rinsed away by using methanol, samples are
further etched in MeOH: Br2 solution for back contact application.

3.7 Back Contact Formation
After CdCl2 heat treatment, samples are back contact treated with graphite paste
doped with HgTe: Cu. They are kept aside for 5 hours, later they are heat treated in He
for 25 min at 270oC. Subsequently the cells are isolated and the silver paste is applied,
which finishes the process of metallization.
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3.8 Solar Cell Measurements
I-V measurements: I-V measurements were done using an AM 1.5 Solar Simulator. 300
W photo optic lamps were used as the source of light. Copper probes were used as the
contact for the front and back contact (SnO2 and Graphite) of the solar cell. Device
parameters were measured by biasing each solar cell from a negative to positive (-2 to +2
V normally) voltage after turning on the lamps. Short Circuit Current (Jsc) was calculated
by dividing the current generated by the area of the device. I-V curves were drawn by
plotting the voltage against the short circuit current.
Spectral response: Spectral Response measurements were done using an Oriel
Spectrophotometer. Quantum efficiency is the measure of how efficiently a device
converts the incoming photons to charge carriers. The quantum efficiency of each cell
was measured as a function of the wavelength of the incident light. The spectral response
setup uses a 400 W tungsten halogen lamp as the light source. Copper probes were used
as contact for the solar cells to measure the generated current from the back contact. The
measurements were performed with the help of a computer which uses LabVIEW
software program to control the monochromator. The procedure was run in visible region
of wavelength. Quantum efficiency and current generated were calculated using a
predefined spreadsheet. The spectral response was obtained by plotting the wavelength
against the quantum efficiency.
Resistivity: Resistivity of the samples are measured by 4 point probe instrument, source
is Keithley 920 equipment setup.
Crystallanity: The structural properties of ZTO are characterized by X-Ray Diffraction.
Molecular atomic composition, or stoichiometry was determined through EDS using
Energy Dispersive Spectroscopy.
AFM: The surface topography and the surface roughness of the films were studied using
an Atomic Force Microscope.
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CHAPTER 4
RESULTS AND DISCUSSION
In this Chapter the properties of ZTO deposited by RF magnetron co-sputtering at
room

temperature

and

at

400ºC

are

explored.

Results

of

the

modified

SnO2:F/ZTO/CdS/CdTe cells processed under various conditions are also discussed.

4.1 Properties of RF Co-Sputtered ZTO Films
In this section, optical, electrical and structural properties of ZTO are studied.
Initially the structural properties are explored, later electrical and optical properties are
discussed. Structural characteristics are measured using AFM and XRD. Resistivity is
measured using 4 -point probe as discussed in previous chapter.
This thesis is focused on device results, and only a limited number of ZTO films
were analyzed. Here are the results of the analyzed films:

4.1.1 AFM Analysis
ZTO thin films were grown by RF magnetron co-sputtering of ZnO and SnO2
targets in Ar ambient onto glass substrates at 400oC. The post-deposition annealing was
used as a means to improve crystallanity and film growth. The thickness of ZTO films
was 2000Å.
There was a significant increase in the grain size of the film after annealing at
o

600 C for 20 minutes in He inert ambient. The small grains which appeared before
annealing grew together during the annealing process to form significantly big grains.
The film morphology of as-deposited and annealed films are shown in figure 4.1 and 4.2
respectively. The roughness of the films increased from 4.327 to 4.736 nm after
annealing. We could also see there is an increase in grain size in the film.
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This increased grain size is expected to minimize the grain boundary defects, which helps
in better intermixing of the Zinc Stannate with CdS.

nm
40

Figure 4.1 (a) AFM Image of ZTO with 2000 Å Thick, As-Deposited at 400oC, Ar
Ambient

nm
40

Figure 4.1 (b) AFM Image of ZTO As-Deposited at 400oC, Annealed at 600oC in He for
20 Minutes
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4.1.2 XRD Analysis of ZTO Films
4.1.2.1 XRD Analysis of As-Deposited and Annealed Zn2SnO4 Films
Figure 4.2 shows the XRD patterns of ZTO with Zn/Sn ratio of 2.0 deposited at
room temperature in Ar ambient. The as-deposited films had no Zn2SnO4 peaks, implying
that the films were amorphous. The same films after annealing in He ambient for 20 min
at 600oC (as shown in figure 4.3), showed small peaks of Zn2SnO4 with a dominant peak
in the [311] direction. Therefore as-deposited ZTO with Zn/Sn ratio 2.0 is amorphous and
becomes polycrystalline when annealed at 600oC for 20 min in He ambient. The SnO2
peaks present in these XRD patterns are from the underlying SnO2 layer. Additional data
for different annealing temperatures are shown in AppendixB.
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Figure 4.2 XRD Pattern of As-Deposited and RT Deposited Zn2SnO4 (2000Å) Films
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Figure 4.3 XRD Pattern of Zn2SnO4 Film Deposited at RT, Further Annealed at 600oC
for 20min in He Ambient. (To Make the Spectrum more Legible SnO2 [110](max counts
800cm) Peaks is eliminated from Figure 4.2 and 4.3)
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4.1.2.2 XRD for Different Zn/Sn Ratios
Co-deposition of ZnO and SnO2 allows for variations in the stoichiometric
composition of ZTO films. The Zn/Sn ratio can be varied by controlling the deposition
rates of ZnO and SnO2. Zn/Sn ratio was varied from 1.5 to 2.5 in steps of 0.5. Figures
4.4, 4.5 and 4.6 show the XRD for three ratios 1.5, 2.0,2.5 respectively. These films were
deposited at RT, and annealed at 600oC for 20 minutes.
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Figure 4.4 XRD Pattern for ZTO Film with Zn/Sn Ratio of 1.5 Deposited at RT and
Annealed at 600oC for 20 Minutes
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Figure 4.5 XRD Pattern for ZTO Film with Zn/Sn Ratio of 2.0 Deposited at RT and
Annealed at 600oC for 20 Minutes
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Figure 4.6 XRD Pattern for ZTO Film with Zn/Sn ratio of 2.5 Deposited at RT and
Annealed at 600oC for 20 Minutes
No ZTO peak appeared for Zn/Sn ratio of 1.5 (in fig 4.4). Comparing the SnO2:F
XRD data of Uma Balasubramanian[13] with the XRD pattern in figure 4.4, we can
observe that a additional SnO2 peak appeared at angle 2 =65.95o for Zn/Sn ratio of 1.5
indicating the presence of an amorphous phase of ZTO in Zn poor samples. As the Zn
content in the films was increased from 1.5 to 2.0 (in fig 4.5) small peaks of Zn2SnO4
appeared at 2 =30.37o, 34.37o, 35.97o, and 60.47o. As the Zn/Sn ratio in the films was
further increased to 2.5 (as in figure 4.6), a ZnSnO3 peak appeared at angle 2 =38.01o
and 60.53o along with Zn2SnO4 and SnO2 at 34.37 and 66.05o respectively. Therefore the
Zn poor samples are more amorphous. These films showed only SnO2 peaks (this SnO2
is from ZTO ). No ZnO peaks or any other phases of ZTO were observed. As the Zn
content was increased from 1.5 to 2.0, the XRD pattern showed the presence of the
Zn2SnO4 phase of ZTO indicating the film was more polycrystalline than amorphous. As
the Zn content was further increased other phases of ZTO like ZnSnO3 were present
along with Zn2SnO4 and SnO2. This is indicative of the fact that increasing the Zn/Sn
ratio made the films more polycrystalline. To make the spectrum more legible SnO2
[110] (max counts 800) peak has been eliminated from figures 4.4, 4.5, and 4.6.
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4.1.3 Electrical Properties of Zinc Stannate
The resistivity of the ZTO films prepared at different Zn/Sn ratios and annealed at
temperatures 550, 575 and 600 oC are discussed in this section.
(a) Decrease in resistivity with annealing temperature
The resistivities of the films deposited at RT with different Zn/Sn ratios of (1.0,
1.5, 2.0, 2.5) and annealed at 550, 575, and 600oC are listed Table 4.1. The figure 4.7
represents this values. The values shown are average from 5 different points on the

3x

3 cm2 substrate.
Table 4.1 Sheet Resistance and Resistivity Values for ZTO 2000 Å, Deposited at RT
Sheet Resistance ( / )
Resistivity( in -cm) x 10-2
o
Annealing Temperature[ C] /Time[minutes]
600/20
575/20
550/20
600/20
575/20
550/20
717
484
495
1.434
0.968
0.99
1029
1342
3397
2.058
2.684
6.794
1294
2105
3603
2.588
4.21
7.206
2530
2664
3624
5.06
5.328
7.248

1.0
1.5
2.0
2.5

8
7

Resistivity
10-2( -cm)

6
5
4
3
2
1
0

550/20 min

1

575/20 min
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2
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2.5

Figure 4.7 ZTO Film Resistivity for Different Annealing Temperatures and Zn/Sn Ratios
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From the figure 4.7, it can be seen that the resistivity of ZTO films decreased with an
increase in the annealing temperature. This could be due to the fact that annealing made
the films more crystalline. By annealing lattice imperfections are decreased, so that the
relaxation time for the carriers increased. According Sudhakar’s thesis, ZTO films
annealed at 550oC were still amorphous, and the film started to show more crystalline
nature when the annealing temperature was increased to 575oC. Also the decrease in
resistivity with annealing temperature for Zn/Sn ratio of 1.5 is more prominent. This is
due to the fact that films that are poor in Zn were a more amorphous as discussed earlier.
Therefore increasing the annealing temperature made the films more conductive.
(b)Variation of Resistivity with Zn/Sn Ratio
The change in resistivity of ZTO films with Zn/Sn ratio is shown in figure 4.7.
It can be observed that increasing the Zn content in the film increased the sheet
resistance. This could be due to the presence of ZnSnO3 at high Zn/Sn ratio samples from
XRD. This can also be concluded based on the limited results from the XRD of ZTO
deposited on SnO2. The increase in resistivity was more prominent in samples annealed at
550oC when compared to those annealed at 575 and 600oC. As discussed earlier this is
due to the fact that at 550oC the samples were more amorphous and increasing the
temperature to 575 and 600oC made the films polycrystalline. It can be therefore
concluded that resistivity of the ZTO films increase with Zn/Sn ratio and decrease with
annealing temperature.

4.1.4 Optical Characteristics
a. Transmission of ZTO Films for Varying Zn/Sn Ratio
The ZTO films were measured for their optical transmission in the visible region.
The percentage transmission of ZTO films with respect to wavelength is shown in figure
4.8. The average transmission of the films deposited at RT and further annealed at 600oC
for 20 minutes was between 92-93%. From the average transmission listed in table 4.2.,
we can see that increasing the Zn to Sn ratio from 1.0 to 2.5 made no significant
difference to the transmission response.
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Table 4.2 Average Transmission of ZTO Deposited at RT Annealed at 600oC for 20
Minutes
Zn/Sn ratio
1.0
1.5
2.0
2.5
Avg transmission(%) 93.23
93.46
92.88
92.62

Figure 4.8 Transmission Spectra of ZTO Film with Zn/Sn Ratio of 1.0, 1.5, 2.0 and 2.5
b. Transmission Response of Zn2SnO4 Films Annealed at Different Temperatures
Transmission response of as deposited Zn2SnO4 films deposited at RT, and further
annealed at 575oC and 600oC are shown in figure 4.9. It can be seen that annealing the
Zn2SnO4 films did not change the transmission significantly. The average transmission of
these films is shown in table 4.3.

Figure 4.9 Transmission Response of Zn2SnO4 Film Before and After Annealing at 575,
600oC, 2000 Å Thickness
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Table 4.3 Average Transmission of Zn2SnO4 Films Before and After Annealing
Annealing Temperature/time(oC/ min)
Avg transmission(%)

As-deposited 575oC / 20min 600oC / 20min
92.12
91.77
92.88

4.2 CdTe Solar Cells with ZTO as Buffer Layer
CdTe/CdS solar cells were fabricated with ZTO as a buffer layer. The CdS was
deposited by Chemical Bath Deposition; CdTe was deposited by Close Spaced
Sublimation. These samples were then treated with CdCl2 and the graphite paste doped
with Cu and HgTe was applied as the back contact. Processing details were included in
chapter 3. The modified device structure is shown in figure 4.10

Doped graphite paste
CdTe (5 µm)
CdS (0.07-0.1µm)
ZTO (0.025-0.3µm )

In

SnO2:F
7059 Glass substrate

Figure 4.10 Device Structure of CdS/CdTe Solar Cells with ZTO Buffer Layer
In this section the results of the device fabricated with ZTO as buffer layer are
discussed. The following are the parameters used: (a) ZTO deposited at Room
Temperature and 400C; (b) ZTO deposited with Zn/Sn ratios of 1.0, 1.5, 1.8, 2.0,2.2 and
2.5; (c) ZTO deposited at thickness between 500-2000 Å; (d) ZTO annealed in ambient
like He and O2; (e) Post deposition ZTO annealing temperatures(550- 600oC) and time;
(f) different CdS thickness; (g) CdTe substrate temperatures from 580-620oC and (h) Post
CdCl2 heat treatment temperatures and time. In all this work unless it is mentioned the
CdS thickness is constant (1000Å), CdTe thickness is 5 m.
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4.2.1

Effect of Zn2SnO4 Annealing Ambient
The Zn2SnO4 films were deposited at RT in Ar ambient with 1000Å thickness. As

discussed earlier the as-deposited Zn2SnO4 films were amorphous at RT. So annealing
was required to make film crystalline. The annealing in ambient of He and O2 was tested
for this purpose.
The light J-V, dark J-V and SR of samples annealed in O2, He ambient are shown
in figure 4.11(a),(b) and 4.12 respectively. Zn2SnO4 samples annealed in O2 showed an
inferior performance when compared to those annealed in He ambient. The resistivity of
O2 annealed Zn2SnO4 increased by 7 times when compared to those annealed in He[4].

Figure 4.11 (a) Light J-V Characteristics(left), (b) Dark J-V Characteristics(right) of
Zn2SnO4 Device with He and O2 Annealing Ambients

The poor device parameters resulted for O2 annealed samples is due to loss of
oxygen vacancies after annealing in O2; O2 enhances the uniformity of the lattice by
reducing the number of defects so that the number of carriers for conduction are reduced.
The values of Voc , FF and Jsc are listed in table 4.4
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Table 4.4 Effect of Annealing Ambient on ZTO Device
Sample#

Annealing

Voc

FF

Jsc

Rshunt

Rseries
2

2

Efficiency
2

ambient

[mV]

[%]

[mA/ cm ]

[ -cm ]

[ -cm ]

[%]

8-3-A9

Helium

800

66.5

21.3

0.99

2x 103

11.33

8-15-A1

Oxygen

595

58.15

22.6

1.43

103

7.81

From the light I-V response we see that the Voc and FF of He annealed samples were
higher than the samples annealed in O2. From dark I-V, we see the presence of shunting
in O2 annealed device. The difference in QE in the short wavelength region (450-510nm)
in the samples is due the difference in final CdS thickness. But devices with high
performance can be fabricated at this CdS thickness, so the CdS thickness should not be
the reason for inferior performance of the cell.

Figure 4.12 Spectral Response of Zn2SnO4 Cell with He and O2 Annealing Ambients
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Figure 4.13 Normalized Monochromatic J-V and FF for Monochromatic(color) and
White Light Vs Wavelength
Even though the series resistance of O2 annealed device is higher, it is not the
main reason for the lower device performance. Also shunt resistance is high for both the
samples. From 4.11(b) the O2 annealed sample was found to have high dark current. The
normalized monochromatic I-V for these samples is shown in figure 4.13. The device
with O2 annealing has monochromatic FF higher than FF obtained from white light. From
SR, the value of QE for O2 annealed samples at 700-800nm is more than He annealed
samples, this can also be seen from color J-V. Therefore the main reason for the lower
performance of O2 could be high dark(recombination ) current that limits the Voc and FF.
It is not clear why annealing of Zn2SnO4 in O2 leads to higher dark current at this time.
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4.2.2 Effect of Window Layer Thickness on the Performance of Zn2SnO4 Cell
Absorption of photons with energy greater than the CdS bandgap results in
significant absorption loss the CdS region. This absorption loss could amount up to
7mA/cm2 (of a maximum theoretical of 30.5 mA/cm2)[29] loss in the final short circuit
current. Some of this loss can be reduced by decreasing the thickness of CdS layer. But
there is also a device dependent “critical CdS thickness” between 400 to 1000Å below
which the junction parameters degrade significantly [8].

Figure 4.14 JV Characteristics for Two Different CdS Thickness of Zn2SnO4 Films
In an effort to find the optimum thickness of CdS without compromising the
device performance, CdS with two different thicknesses of ~500Å and ~1000Å was
deposited on devices with Zn2SnO4 as buffer layer. Here Zn2SnO4 of 2000Å thickness
was deposited at RT, in Ar ambient. These samples were further annealed in He for 20
minutes. Light I-V, dark I-V and SR of these samples are shown in figures 4.14 and 4.15.
Table 4.5 shows the device performance.
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Table 4.5 Effect of Window Layer Thickness on ZTO Device
Sample#

Deposition
time

6-24-A3 50 min
6-24-B4 85 min

Voc
[mV]

FF
[%]

Jsc
[mA/ cm2]

Rseries
[ -cm2]

Rshunt
[ -cm2]

Efficiency
(%)

780

61.9

24

3.81

752

11.58

810

68.0

23.3

1.6

1000

13.3

Figure 4.15 Spectral Response of Two Different CdS Thickness Zn2SnO4 Films
From figure 4.14, The Voc, FF of samples with thinner CdS degraded. This is because
thinner CdS results in a greater probability of forming pinholes which is the source of
micro shunts in the device. From figure 4.15, we can see that there is a significant
increase in QE at short wavelength region for thin CdS region due to less absorption. but
it suffers from collection losses at higher wavelength( from the S rich interfacial layer)
600-810nm. The Rsh is less for thinner CdS. From the dark I-V, dark saturation currents
are higher in devices with thinner CdS. This is also the reason for lower Voc and FF. By
using Zn2SnO4 as buffer layer the Voc, FF may not suffer as much as the samples without
it this buffer layer as is evident for good Voc and FF. Therefore Zn2SnO4 can be used as
an effective buffer layer in preventing the shunt path between CdTe and SnO2:F. Even
thought the CdS is thin, the Zn2SnO4 buffer layer can help in improving Jsc’s with out
reducing Voc, FF.
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4.2.3

Effect of CdTe Substrate Temperature on Zn2SnO4 Films Deposited at RT
To study the effect of CdTe deposition temperature, CdTe films were deposited at

different substrate (glass/SnO2:F/ Zn2SnO4/CdS) temperatures of 580 and 600oC, keeping
the source temperature constant at 680oC. Zn2SnO4 films were deposited at RT and
annealed in He ambient for 20minutes. The thickness of the Zn2SnO4 films was 2000Å.
These samples were CdCl2 heat treated at 390oC and 420oC. The J-V and SR are shown
in figure s 4.16 and 4.1, the values are shown in table 4.6.

Figure 4.16 Light J-V, Dark J-V Response for CdCl2 Annealing at 390oC for 25 Minutes
From the dark and light J-V response, it is seen that by increasing the substrate
temperature from 580 to 600°C resulted in a poor device performance. The Voc’s and
FF’s of the devices decreased with increase in substrate temperature (Tsub). There is high
dark current for device with high CdTe temperature, making the device performance
inferior.
The series resistance for both is low enough. There is shunting for high CdTe
temperature substrate because of reduced CdS thickness.
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Table 4.6 CdTe Substrate Temperature Effect for Zn2SnO4 Samples CdCl2 Annealed at
390oC for 25 Minutes
CdTe
temperature
CdCl2
Voc
FF
Efficiency
Jsc
Rseries Rshunt
Sample# [substrate/ annealing
[mV]
[%]
[%]
source] [oC /minutes]
[mA/ cm2] [ -cm2] [ -cm2]
[oC ]
11.06
1-8-A3-a
580/680
390/25
840 63.60
20.7
5.7
1200
9.97
4-2-B14
600/680
390/25
700 56.9
25
1.91
765
As the CdTe substrate temperature (Tsub ) was increased the thickness of the CdS
layer was reduced due to the consumption (evaporation) of CdS during the high
temperature processing of CdTe layer. This can also be seen from the spectral response of
these devices (see figure 4.18), that the CdS absorption is lower in the high temperature
processed devices. As discussed earlier there is a minimum required thickness for CdS
films so that the device response is not sacrificed while trying to improve the current
densities. Reduced CdS thickness leads to improper isolation between CdTe and SnO2
resulting in shunting in these devices. The substrates were also CdCl2 heat treated at
420oC for 15 minutes. The dark J-V, light J-V and SR are in figures 4.17, 4.18.

Figure 4.17 Light J-V, Dark J-V Response for CdCl2 Annealing at 420oC for 15 Minutes
A similar performance is observed for sample annealed in CdCl2 at 420oC. High
dark currents are observed for samples treated at high CdTe temperatures, this may be
due to reduction of CdS thickness. The series resistance is low for both CdCl2 annealing
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temperatures treated at high CdTe substrate temperature due to reaction between CdS and
Zn2SnO4.
Table 4.7 CdTe Temperature Effect on Zn2SnO4 Samples CdCl2 Annealed at 420oC for
15 Minutes
CdTe
Efficiency
temperature
Jsc
Rseries Rshunt
[%]
CdCl2
[substrate/
[mA/ cm2] [ -cm2] [ -cm2]
source in Temperature Voc
FF
o
o
Sample#
[ C /minutes] [mV] [%]
[ C]
11.4
1-8-A3X-a 580/680
420/15
840 64.40
21.1
4.08
1534
11.13
4-2-B14x-a 600/680
420/15
780 58.2
24.5
2.14
1645

Figure 4.18 QE for Different CdTe Substrate Temperatures and Different CdCl2
Annealing Temperatures (a) 390oC for 25 Minutes, (b) 420oC for 15 Minutes
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For higher CdTe substrate temperatures (600°C), the lower CdCl2 390oC have
little higher QE at short wavelength region. But the effect of CdCl2 for lower CdTe
temperature(580oC) is negligible. Comparing the samples with same CdTe substrate
temperatures with different CdCl2 treatments, it can be seen that samples annealed at
420oC have better performance than those annealed at 390oC. This is consistent with the
work done by Wu et al.,[16]
Therefore it can be concluded that it is not advisable to attempt to reduce the final
thickness of CdS by increasing the CdTe deposition temperature, as it results in poor
junction parameters. Without using Zn2SnO4 the device properties still reduce so the
presence of Zn2SnO4 helps in restoring the device characteristics.

4.2.3.1 Effect of CdTe Substrate Temperature on Zn2SnO4 Films Deposited
at 400°C
This section finds the effect of CdTe substrate temperature on Zn2SnO4 films
deposited at 400°C. The substrate(glass/SnO2:F/ZTO/CdS) temperature for CdTe
deposition was raised from 610 to 620°C. The Zn2SnO4 films were deposited at 400°C
with 500

thickness and annealed in He ambient at 600°C for 20 minutes. The CdCl2
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annealing for these samples was done at 390oC for 25minutes.
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Figure 4.19 Light and Dark JV for Different CdTe Substrate Temperatures (610oC,
620oC)
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From the dark and light J-V from figures 4.19, we can see that Voc and FF of
samples processed at a higher CdTe substrate temperature degraded due to thinner CdS.
This resulted in higher short circuit current. The SR for these devices is shown in figure
4.20, the device parameters are shown in table 4.7. Due to high CdTe substrate
temperature the CdS has almost evaporated. The QE at 450nm for this device is 72%,
compared to 61% for samples processed at 610oC. From the XRD (shown in appendix C)
the presence of ZnSnO3 and ZnO2 may have effected the Zn2SnO4 layer to interdiffuse
well with CdS layer.
Table 4.8 Effect of CdTe Substrate Temperature on Zn2SnO4 Device
Sample#
7-1-B9-a
8-2-B14-a

CdTe
substrate/source
Temp[oC]
610/680
620/680

Voc
[mV]
830
790

Jsc
Efficiency
FF[%] [mA/ Rs
Rsh
[%]
cm2]
70.60% 22.58 1.4 1100
13.23
66.70% 23.91 1.29 800
11.72

Figure 4.20 QE for Two Different CdTe Substrate Temperatures (610, 620oC)
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Due to reduction of final CdS, makes the device to perform inferior. So, the high CdTe
substrate temperature is not recommended.

4.2.4

Effect of CdCl2 Annealing Temperature on Zn/Sn Ratio
Heat treatment (HT) in the presence of CdCl2 is known to be beneficial in

improving the performance of CdTe solar cells. One of the reasons is the increase in grain
size. In addition, the CdCl2 HT has been found to improve the CdTe/CdS junction by
enhancing the interdiffusion between the semiconductors leading to the formation of a
CdS1-xTex interfacial layer. This layer is believed to improve current transport, by
reducing the lattice mismatch between CdS and CdTe layers. The presence of oxygen
during the CdCl2 HT has been found to be critical. The amount of O2 appears to influence
the degree of CdS consumption, i.e. the extent of CdS and CdTe inter diffusion [15]

4.2.4.1 Effect of CdCl2 Annealing on ZTO Films with Different Zn/Sn Ratios
The effect of CdCl2 temperature (390 and 410oC) on devices with different Zn/Sn
ratios was investigated. ZTO was 250Å thick , deposited at 400oC, in Ar ambient, further
annealed in He ambient at 600oC for 5 minutes. The CdTe substrate temperature was
620oC.
The dark, light I-V and SR of these device CdCl2 annealed at 390oC are shown in
figures 4.21(a), 4.22(a). From the Light I-V we can see that as the Zn/Sn ratio increased
from 1.8 to 2.2, the device Voc and FF are degraded. The SR shows similar Jsc’s for all the
devices. This is because of similar CdS (final) thickness in all these devices.
From the light curve we see that for the device with Zn/Sn ratio of 2.2 has a steep
slope in the deep reverse bias indicating a low shunt resistance. This is the reason for the
lower Voc in this device. From the QE response in the long wavelength region, SR is due
to the fact that all the carriers generated in the CdTe region at those wavelengths are not
being efficiently collected due to loss mechanisms in the depleted absorber layer. This
can also be called as collection loss.
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Figure 4.21 (a) Light and Dark J-V for CdCl2 Temperature of 390oC for 25 Minutes
High dark saturation currents are the main reason for the reduction of Voc, FF in
Zinc rich samples. These samples are also CdCl2 annealed at 410oC for 20 minutes. The
performance of the device is shown in figure 4.21(b).
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Figure 4.21 (b) Light and Dark J-V for CdCl2 Temperature of 410oC for 20 Minutes
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From the figure 4.21(b), the ZTO samples with CdCl2 annealing temperature at
410oC followed the same trend as the devices annealed with at 390oC. The device Voc, FF
reduced with the increase in Zn/Sn ratio. The dark current increased with the increase in
Zn/Sn ratio. From the SR in figure 4.22, we see that CdS has almost evaporated. The loss
in FF is mainly due to low shunt resistance.

Figure 4.22 (a) QE Plot ZTO Devices With Different Zn/Sn Ratios for CdCl2
Temperatures of 390oC for 25 Minutes (b) for CdCl2 Temperatures of 410oC for 20
Minutes
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On comparing the two different CdCl2 annealing temperatures for increasing
Zn/Sn ratio (in figure 4.23(a),(b), (c)), we can say that as the Zn/Sn ratio increased
samples with higher CdCl2 annealing temperatures resulted in better performance. The
increase in resistivity for Zn rich samples may be due to the presence of ZnSnO3. This
may be the main reason for the need of high temperature annealing for making Zn rich
ZTO samples more crystalline. Table 4.8 gives a comparison of the device
characteristics.

Figure 4.23 (a) Zn/Sn Ratio Vs Voc (b) Zn/Sn Ratio Vs FF (c) Zn/Sn Ratio Vs. Jsc for
Two Different CdCl2 Annealing Temperatures
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Table 4.9 Effect of CdCl2 Treatment on Different Zn/Sn Ratios Films
Zn/Sn CdCl2
ratio HT[oC/min] Voc [mV]

Sample #

Jsc Rseries Rshunt
Efficiency
FF[%] (mA/cm2) [ -cm2] [ -cm2]
[%]

8-2-A4-a

1.8

390/25

803

54.83%

22.06

0.773

800

10.26%

8-2-A3-a
8-2-A5-c

2.0
2.2

390/25
390/25

780
720

54.50%
43.50%

22.80
21.45

1.24
1.98

11.57%
7.45%

8-2-A4X-a

1.8

410/20

787

53.03%

22.32

2.4

8-2-A3X-a

2.0

410/20

773

50.63%

22.20

1.18

700
110
1200
400

8-2-A5X-a

2.2

410/20

750

51.83%

21.60

0.94

884

9.94%

4.2.5

10.92%
9.78%

Effect of Zn2SnO4 Annealing Temperature
To study the effect of Zn2SnO4 annealing temperature on the device performance,

the samples are heat treated at 550, 575, 600oC. Zn2SnO4 films are deposited in Ar/O2
ambient and in RT. The thickness of the film was 2000Å. The films are annealed in He
inert ambient at various temperatures for 20 minutes and CdCl2 annealing was performed
at 390oC for 25minutes.
The device light I-V and dark I-V are shown in figure 4.17. From the figure 4.25
we can observe that device Voc and FF are low for as-deposited and annealed film at
550oC. From the dark I-V we see that the dark currents decrease as the film is more
crystalline. This high dark(recombination) currents are the main cause for the decrease in
the FF. From the SR in figure 4.25, we see that in the short wavelength region, the QE is
high for both as-deposited and 550oC annealed Zn2SnO4 samples. At this point we have
no clear understanding of why this amorphous film (as-deposited Zn2SnO4 and annealed
at 575oC) are more reactive to CdS. For this amorphous films the final CdS thickness is
less, resulting in high Jsc’s. Due to decrease in final CdS thickness in amorphous films,
the device Voc and FF are reduced. There is collection loss in the films annealed at 575oC
observed at high wavelength region of SR.

59

The annealing temperature of Zn2SnO4 greatly affects the device performance. As
discussed earlier in the Zn2SnO4 structural and electrical properties section, the asdeposited Zn2SnO4 is amorphous and annealing made the film polycrystalline. The films
started to crystallize at 575oC. As the film became more crystalline the resistivity of the
samples decreased.
We can also observe that the series resistance decreased with annealing
temperature of ZTO. The shunt resistance is high enough for all the samples. The table
4.9 depicts the values for this device.

Figure 4.24 I-V Plot of ZTO Device With Various Annealing Temperatures
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Figure 4.25 SR Plot of ZTO Device With Various Annealing Temperatures

Table 4.10 Performance of Device for Various Annealing Temperatures of Zn2SnO4
Films
Jsc
(mA/cm2)
21.97
21.37
21.92
23.38

Sample#
Voc[mV] FF[%]
11-14-A18-a (600/20)
830
68.50
11-14-B20-a (575/20)
820
67.80
11-14-A19-a (550/20)
730
54.50
11-14-B21-c (Asdep)
730
57.70

Rseries
[ -cm2]
0.96
1.55
2.08
2.05

Rshunt
[ -cm2]
1100
1000
1170
900

Efficiency
[%]
12.49
11.88
8.72
9.84

Therefore the as-deposited Zn2SnO4 and films annealed at 550oC have inferior
performance due to high dark currents and due to amorphous nature of the film. Even
though these films have good Jsc due to the small final CdS thickness. The Zn2SnO4
annealed at 575oC and higher temperatures gave good results due to low dark currents
and better structure of the film after annealing.
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CHAPTER 5
CONCLUSIONS
CdTe/CdS solar cells with high resistive ZTO as buffer layer were fabricated.
The as-deposited ZTO films deposited at RT were found to be amorphous. Annealing the
films in He ambient resulted in polycrystalline Zn2SnO4 films with (311) preferred
orientation. The resistivity of the films increased as the Zn/Sn content in the film is
increased and also decreased with increasing annealing temperature.
Using He as annealing ambient for Zn2SnO4, resulted in good device performance.
Annealing in O2 resulted in poor Solar Cell performance, presumably due to the fact that
O2 being an oxidizing agent, reduces the carrier concentration resulting in deteriorated
device junction properties. The optimum CdS thickness being 1000Å. The Zn2SnO4
deposited in Ar ambient and heat treated for 600oC for 20 minutes in He ambient resulted
in improved Voc and FF’s as compared to low temperature annealing. This is may be
due to improved crystallinity in the film at high temperature annealing.
At constant Zn/Sn ratio, the CdTe deposition at high substrate temperature
deteriorates the performance of the cell.
The CdCl2 processing conditions were also determined for various Zn./Sn ratios.
For ZTO films deposited at 400oC, as the Zn content in the film increased the higher
temperature CdCl2 condition resulted in improved performance. For samples with Zn/Sn
ratio less than 2.0, low CdCl2 annealing temperature(390oC) performed well as compared
to high temperatures.
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ZTO deposition at high temperatures resulted in improved crystallanity. The best
devices fabricated with Zinc Stannate with 500

thickness and deposited at 400oC,

further annealed at 600oC for 20 min. The CdTe substrate temperature was 610oC and
CdCl2 annealing was done at 390oC for 25 minutes. The device output was Voc=830mV,
FF= 71.2, Jsc=22.58 with total efficiency of 13.34%.
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Appendix A: Transmission Response of ZTO Film Annealed at He and O2 Ambients

Figure A.1 Transmission Response of ZTO Film of 4000 Å Thickness Annealed at
He and O2 Ambients [4]
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Appendix B: Transmission Response of CdS Film
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Figure B.1 Transmission Response of CdS Film with 500Å and 1000Å Thickness [30]
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Appendix C: XRD Pattern of ZTO Film for Various Processing Parameters

Angle 2
Figure C.1 XRD Pattern of ZTO Film for Different Zn/Sn Ratios

Angle 2
Figure C.2 XRD of ZTO with Zn/Sn Ratio of 2.0 Deposited at RT, 400oC
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Appendix C: (Continued)

Intensity [cps]
700
600

SnO2
[211]

SnO2
SnO2
[211]
[220]

Zn SnO4
Zn2SnO4 2
[311]
[211]
Zn2SnO4
[222]

500

AD
550
575
600

Zn2SnO4
[440]

400
300
200
100
0
20

25

30

35

40

45

50

55

60

65

70

75

Angle 2
Figure C.3 XRD of Zn2SnO4 Deposited at RT, As-Deposited and Annealed at 500, 575,
600oC
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Appendix D: XRD of Zn2SnO4 Film of 500Å Thickness, Deposited at 400oC

Figure D.1 XRD of As-Deposited Zn2SnO4 of 500 Å Thick, Deposited at 400oC

Figure D.2 XRD of Zn2SnO4 of 500 Å Thick, Deposited at 400oC and Annealed in He
Ambient for 20 Minutes at 600oC
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